RLH Industries 16 Channel T1 Over Ethernet Multiplexer System Guide de l'utilisateur Page 13

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 40
  • Table des matières
  • DEPANNAGE
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 12
Equipment A
Clock Mode
Equipment A
Clock Mode
A Side
RLH-TG Mux
Timing Mode
B Side
RLH-TG Mux
Timing Mode
Notes
Master
Master
Master
Master
Master
Slave
Slave
Slave
Master
Loopback
Loopback
Equipment A & B clocks
synchronous
Master
Adaptive
Adaptive
Equipment A & B clocks
synchronous
Master
Adaptive
Adaptive
Equipment A & B clocks
plesiochronous
Master
Loopback
Adaptive
Master
Adaptive
Adaptive
Master
Adaptive
Loopback
Master
Adaptive
Adaptive
Slave
Not allowed
Timing mode scheme reference table
2. System Architecture
Block Diagram
The internal functional structure of RLH-TG Mux is depicted below:
!!!!!!!!!!!!!!!!!!
"#$%&!'$()*+,!-+,,(%.*$/.+%!012.*1!-+34!5/)3
!
6$7.+(8! /.,.%&!8*#1,18! $71! 9.8/1)! .%! :$;91! <3=><4! ?+7! $@@9.*$/.+%8! )1@.*/1)! .%!
A.&3<3=>B3!
!
A.&3<3C>B!:.,.%&!,+)1!8*#1,1!71?171%*1!).$&7$,!
:$;91!<3C><!:.,.%&!,+)1!8*#1,18!
DE(.@,1%/!F!
*9+*G!,+)1!
DE(.@,1%/!'!
*9+*G!,+)1!
F!8.)1! '!8.)1!
'0><HD<>IJ
:.,.%&!,+)1
'0><HD<>IJ K+/1!
:.,.%&!,+)1
9++@!;$*G! 9++@!;$*G !
,$8/17! ,$8/17!
$)$@/.21! $)$@/.21!
DE(.@,1%/!F!L!'!
*9+*G8!8M%*#7+%+(8!
,$8/17! ,$8/17! $)$@/.21! $)$@/.21!
DE(.@,1%/!F!L!'!
*9+*G8!@918.+*#7+%+(8!
9++@!;$*G! $)$@/.21!
,$8/17! 89$21! !
$)$@/.21! $)$@/.21!
$)$@/.21! 9++@!;$*G! !
89$21! ,$8/17!
$)$@/.21! $)$@/.21! !
89$21! 89$21! ! ! K+/!$99+N1)!
K+/1!/#$/!81//.%&!;+/#!(%./8 !/ + !$ ) $ @ / . 21 !/ . ,.%&!,+)1!N+7G8!N199!?+7!$99!/#1 !*+ % ) . / . + % 8 4!
$9/#+(&#!/#1!+/#17!+@/.+%!,$M!N+7G!;1//173!
2.
System Architecture
2.1 Block diagram
:#1!.%/17%$9!?(%*/.+%$9!8/7(*/(71 !+? !' 0 >< H D< > IJ !. 8 !)1 @ .* / 1) !; 1 9+ N O!
!
A.&3!B3<><! ! ! A(%*/.+%$9!).$&7$,!
"#$%&#$.!'$()*+,!-+,,(%.*$/.+%!012.*1!P817!Q$%($9! ! 6<3B>R>
Functional Block Diagram
Functional Description
The core of RLH-TG Mux is the TDM/Packet processing unit. It truncates T1/E1 data stream, putting the
data into Ethernet packet with or without IP headers. The packets are passed to the Ethernet switch unit
via MII interface, and are sent out adaptive the uplink ports. Ethernet data from two local data port are
also sent out through the uplink ports, but with lower priority than those packets containing T1/E1T1/E1
data.
System Architecture! RLH Industries, Inc. - 16 Channel T1/E1 over GE with Fiber! 11
Vue de la page 12
1 2 ... 8 9 10 11 12 13 14 15 16 17 18 ... 39 40

Commentaires sur ces manuels

Pas de commentaire